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Abstract—This paper presents a novel approach to wide input
range capacitive DC-DC converters. The star connected Dickson
converter is used, not only for its low bottom plate voltage
swing and efficient use of switches, but also for its very regular
structure. This regular structure allows it to operate as a folding
Dickson converter, implementing several conversion ratios, as well
as reusing all of its flying capacitance. Folding is achieved by
changing the phases of the switches, and keeping certain flying
switches on in both phases, virtually lumping flying capacitors
together. This last fact, along with the other benefits of the
Dickson converter, makes it a good candidate for full integration.
The flying switches of the converter are driven from their own
converter, using an adapted bootstrapped converter which uses
the intrinsic operation of the Dickson converter to copy the
voltage of the flying capacitors and boost it by Vout.
I. INTRODUCTION
For years inductive buck converters have dominated the
scene of switched-mode power supplies, due to their theo-
retical efficiency reaching 100% and being able to operate
over wide input voltage ranges. Attempts have been made
to fully integrate inductive power converters [2], which has
shown that the low quality on-die inductors severely limit the
achievable efficiency. Using an external or in-package inductor
both increase the form factor and bill of materials, which is
not acceptable for many applications.
Recent developments in the field of capacitive DC-DC convert-
ers have shown that these converters can not only outperform
their inductive counterpart [4], but are readily fully integrated
in a standard CMOS process [3] [6]. In [1] it is shown that both
capacitors and switches are used more efficiently in capacitive
DC-DC converters, since they only see a fraction of the input
voltage, and need conduct only a fraction of the output current,
leading to a low G·V 2, and are as such efficiently used. On the
other hand, the switches in an inductive Buck converter need to
block the entire input voltage and be able to conduct the entire
output current, leading to a high G · V 2 product, and will as
such need very large devices with higher voltage capabilities
such as DMOS switches. Furthermore, switches and capacitors
are both efficiently implemented in CMOS processes, capable
of achieving moderate to high efficiencies. With the advent
of trench capacitors, efficiencies of 90% and more can be
achieved at power densities of several W ′s/mm2 [5].
A disadvantage of switched capacitor converters, is the bound
on theoretical efficiency. For a single topology, the efficiency
of the converter can never be higher than γ = VoVin·V CR . This
means that frequency control of the converter is often limited
Fig. 1. System overview of the folding Dickson Converter
to a narrow range to keep the efficiency at an acceptable level.
To alleviate the constraint on theoretical efficiency, gearbox
converters are often implemented [3] [6]. However,these con-
verters usually have a fairly limited range (∼ 1 · Vout), or,
in the case of [4], use external capacitors and bridge part of
the converter to achieve several conversion ratios. This can
not be motivated in a fully integrated solution, where turning
off part of the converter will lead to an unacceptable increase
in switching frequency, especially for low conversion ratios.
To this end, this paper proposes to use the star connected
folding Dickson converter, which allows the use of several
conversion ratios and reuse of all of the flying capacitors. The
system overview can be seen in figure 1. In section II, the
basic operation of the converter is discussed. Section III goes
into more detail of the implementation of the converter core,
and section IV shows the measurement results.
II. FOLDING DICKSON CONVERTER
The basic folding operation will be explained using Figure
2, which shows the converter core and two possible switching
schemes. In its standard operation, both bottom plate phases
(M6−8−10−12 and M7−9−11−13) and flying switches (M1−5)
phases alternate, realizing a 1/5 conversion ratio. To realize
another conversion ratio, such as a 1/2 conversion ratio, it
suffices to switch the bottom plates in the same phase, and
keeping switches M2 −M4 on in both phases. This virtually
lumps all the flying capacitors together, altering the topology
but using all of the flying capacitors to transfer charge, and
Fig. 2. The converter core and two possible switching schemes, realising a
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thus keeping the switching frequency low. Since this operation
and the required circuits are very regular, the concept can
be extended to more than 4 flying capacitors. The cost to
implement a folding converter becomes clear when writing
down the charge multiplier vectors of the 1/2 converter from
figure 2:
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Leading to the following Kc and Ks metrics:
Kc = (
4∑
i=1
ac[i])2 = 1/4; Ks = (
13∑
i=1
ar[i])2 = 12.25 (2)
If we compare this to a standard 1Cfly 1/2 converter, we see
that the Kc is unaltered, and Ks is about three times larger for
this specific case. This is due to switches M1−4/M2−5 being
connected in parallel in φ1/φ2. However, since M2−4 need to
conduct in both phases, there is no need to switch their gates,
hence mitigating the dynamic losses. A comparison between
the original converters’ and the folding dickson converter’s
Kc and Ks metrics are shown in table I.
Topology Kc Ks Kc F.D. Ks F.D.
1
2
1
4 4
1
4 12.25
1
3
4
9 5.44
4
9 9
1
4
9
16 6.25
9
16 7.56
1
5
16
25 6.76
16
25 6.76
TABLE I: Kc and Ks metrics for the standard topology and
the Dickson converter using 4 flying capacitors
To further motivate the use of the folding Dickson con-
verter, a comparison will be made between the losses of a 1/2
converter using only a fourth of the total flying capacitance (i.e.
part of the converter is disabled or bridged), and the losses of
a 1/2 folding dickson converter with the full amount of flying
capacitors. Both the parasitic gate losses Pgate as the parasitic
capacitance losses PCpar (i.e. the losses accounted the swing
on the parasitic capacitors between bottom plate and ground)
will be expressed in function of a required RSSL and RFSL,
which define the output impedance of the converter.
Assume a total capacitance of Ctot and an equal scaling of
C1−4, according to the charge multiplier vector. Since we
require a 1/2 operation, only Ctot4 is used in the bridging case,
and as such the slow switching impedance RSSL can be written
as:
RSSL =
Kc
fsw · Ctot4
(3)
The bottom plates of the flying capacitors undergo a swing of
∆Vbp = Vout, and the parasitic capacitance from bottom plate
to ground can be written as αCfly . This allows us to write
down the dynamic losses of the flying capacitors in function
of the required RSSL:
PCpar = α · fsw ·
Ctot
4
·∆V 2bp
= α ·
1
4
RSSL · Ctot4
Ctot
4
· V 2out
=
α · V 2out
4 ·RSSL (4)
For the folding Dickson converter, the total amount of flying
capacitance Ctot is used, resulting in:
PCpar = α ·
1
4
RSSL · Ctot · Ctot · V
2
out
=
α · V 2out
4 ·RSSL (5)
This first result shows us that both approaches are identical
in terms of dynamic losses of the parasitic capacitances of
the flying capacitors, for a given RSSL. The same result
is observed when these losses are written down for other
conversion ratios of the Dickson converter.
A similar approach can be used to compare the dynamic losses
of the switches. The fast switching impedance can be written
as:
RFSL =
2 ·Ks
Gtot
(6)
with Gtot the summed conductance of all switches and Ks = 4
(see table I) in the bridging case. Assuming all switches
are scaled according to the charge multiplier vector, and one
type of switch is used with technology parameters Kn the
transconductance parameter, Vt the threshold voltage, and L
the minimal gate length, each switch in the bridging 1/2
converter requires the following width W for a given RFSL:
W1−4 =
2 · L
RFSL ·Kn · (Vgs − Vt) (7)
The gate losses can then be written as following, filling in
fSW and W1−4 from eq. (3) and (7):
Pgate = 4W1−4 LCsq fsw V 2gs
= 4 · 2L
2 Csq V
2
gs
Kn (Vgs − V t)RSSLRFSL Ctot (8)
with Csq the linearized gate capacitance per area. A similar
deduction leads to the following sizings for folding dickson
switches, with Ks = 12.25 (see table I):
W1−5 =
4
28
2Ks L
RFSLKn(Vgs − Vt) (9a)
W6−13 =
1
28
2Ks L
RFSLKn(Vgs − Vt) (9b)
As said earlier, switches M2−4 are kept on in both phases,
resulting in no gate losses for these switches. As in eq. (8),
the gate losses can be written as:
Pgate = 2 · Pgate,1−5 + 8 · Pgate,6−13
= 2 · 4 · 12.25
28
2L2 Csq V 2gs
Kn (Vgs − V t)RSSLRFSL Ctot
+ 8 · 1 · 12.25
28
2L2 Csq V 2gs
Kn (Vgs − V t)RSSLRFSL Ctot
= 1.75 · 2L
2 Csq V
2
gs
Kn (Vgs − V t)RSSLRFSL Ctot (10)
This shows that the folding Dickson converter outperforms a
Dickson converter that uses bridging or disabling part of its
core, by more than a factor 2. A similar deduction can be
made for the other conversion ratios, although the difference
in parasitic gate losses will be less pronounced.
Beside this obvious advantage in parasitic gate losses, other
factors might prohibit the large increase in switching fre-
quency, giving favor to the folding Dickson approach. Fur-
thermore, when changing the output tap of the converter, as
in [4], the upper part of the converter that is not transferring
charge to the output is still operational, which would lead to
an increase in parasitic capacitance losses as well.
III. IMPLEMENTATION CONSIDERATIONS
The converter core consists of 4 flying capacitors and 13
switches, as shown in Figure 1. Switches M6−13 see only
1 · Vout, so it suffices to implement these switches using core
voltage devices. In the theoretical optimum (γ = Vout,effVout,ideal =
1), switches M1 − M5 see only 2 · Vout, encouraging the
use of I/O-devices, capable of withstanding voltages up to
2.5V. However, when the input voltage increases for constant
output voltage within one topology (using on-chip hysteretic
frequency control), the blocking voltage increases, and a single
I/O-device no longer suffices. Using a cascode of a standard
voltage device and an I/O device, over 3 ·Vout can be blocked,
while still achieving a better Ron/area than for a cascode
of two I/O devices. The biasing voltage of the I/O-cascode is
used from the floating 1.2V supply, whose circuit is shown in
Figure 3.
This circuit operates synchronously to the main converter,
and uses the intrinsic operation of the Dickson converter to
generate a floating rail of 1.2V for each of the flying switches,
similar to an approach used in [7]. In the first phase, assuming
Fig. 3. Two phase operation of the bootstrapped gate boost converter.
Fig. 4. Start up and nominal behaviour of the bootstrapped gate circuit, from
simulation.
Cbs1 has been precharged to VCx, M1 is turned on by bootstrap
capacitor Cbs1, and Ccp is charged to VCx + Vout. In the
next phase, the flying capacitor’s bottom plate is connected to
ground, and the top plate voltage drops by Vout. At this instant,
M2 is turned on using bootstrap capacitor Cbs2, and capacitor
Chx is charged by capacitor Ccp. Since Ccp has been charged
with a voltage VCfly +Vout, and the bottom plate of Chx (i.e.
top plate of Cfly) is connected to a potential of VCfly, the
capacitor Chx is effectively charged to Vout, or 1.2V, providing
a floating rail to drive floating switches M1−M4 and bias their
cascodes.
Furthermore, the inherent nature of this bootstrapped gate
circuit allows the converter to start up with no additional
circuitry in the converter core required. The only requisite is
Fig. 5. Measured versus calculated efficiency for an output power of 32mW.
Fig. 6. Peak efficiency over Pout for each topology, and the average
efficiency over the Vin range for each output power.
the availability of the output voltage, which can be provided by
e.g. a linear regulator at start up. The start up behaviour of this
circuit is shown in figure 4, as well as its nominal operation.
IV. MEASUREMENTS AND CONCLUSION
The Folding Dickson converter has been implemented in
a 90nm technology, using a 9-phase interleaved hysteretic
controller as shown in Figure 1. The chip micrograph can
be seen in Figure 7. The efficiency of the converter core has
been measured for constant output voltage and varying input
voltage, covering a range from 2.8V to 8V. Frequency control
is used in each topology for 1.2V input voltage variation. The
measurements are performed over 1 decade, from 50mW to
5mW. The efficiency for one power point can be seen in Figure
5, compared to the calculated efficiency. As can be seen, the
results are a close match to the predicted efficiencies.
Figure 6 shows the peak efficiency for each topology over the
entire power range, and the average efficiency for each output
power. As can be seen, the 1/2 conversion ratio achieves fairly
high peak efficiency (∼ 75%). At the worst case, for an input
voltage of 4V, the efficiency is still close to 60%, due to a
γ of 0.6, as can be seen in Figure 5. A comparison with the
state-of-the-art is made in table II.
Fig. 7. Chip micrograph of the 9-phase interleaved Folding Dickson Converter
Work [3] [6] This work
Topologies 45 ,
2
3
2
5 ,
1
3
1
2 ,
1
3 ,
1
4 ,
1
5
Capacitors MIMCAP 3.88nF MOSCAP 2nF MIMCAP
Power density 1.51mW/mm2 190mW/mm2 16.3mW/mm2
ηpeak 88% 74.3% 77%
Voltage range Vout = [0.5 − 0.85]V Vout = 1V Vout = 1.2V
Vin = [0.7 − 1.2]V Vin = [3 − 4]V Vin = [2.8 − 8]V
TABLE II: Comparison with State-of-the-Art
V. CONCLUSION
This paper discusses the implementation of the folding
Dickson converter, a novel, very modular approach to wide in-
put range capacitive DC-DC converters. The converter achieves
high efficiency ( ∼ 75%) in the low input voltage range, and
maintains a reasonable efficiency over the entire input voltage
range of ∼ 4·Vout. The use of the Dickson converter topology,
which has a very attractive bottom plate swing and can be
folded to achieve several conversion ratios with full reuse of
all capacitors, is as such a good candidate for full integration
of wide input range capacitive DC-DC converters. Thanks to
its very regular structure and operation, the concept can easily
be extended to implement more voltage conversion ratios.
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